
DSD1792
SLES067B MARCH 2003 REVISED NOVEMBER 2006
www.ti.com
16
Reset
Reset Removal
1024 System Clocks
VDD
2.4 V (Max)
2 V (Typ)
1.6 V (Min)
Internal Reset
System Clock
Figure 25. Power-On Reset Timing
Reset
Reset Removal
1024 System Clocks
Internal Reset
System Clock
RST (Pin 14)
t(RST)
50 % of VDD
PARAMETERS
MIN
MAX
UNITS
t(RST)
Reset pulse duration, LOW
20
ns
Figure 26. External Reset Timing